Risc-V Chip Development Cycle

Chip Development Cycle Session in series with the RISC-V Chip Development Training program was led by Dr. Jyothis Indirabhai Sir.

This session was about the various elements involved in the chip development cycle, the designing, fabrication, etc. It also included different skills required by the engineers to develop a chip emphasizing on digital design skills. The session was mostly attended by the aspiring 2nd, 3rd and 4th year students of B.Tech and postgraduate students of M.Tech and MCA programmes. It was an interactive session which was also attended by a few faculties of Electronics, Electrical, and Computer Science departments.

More EVENTS

Logo Designing Competition

29 July 2024

Generative AI- Transforming Ideas into Reality

28 July 2024

Navigating your Path to a Master's Degree

20 July 2024

Shaping Tomorrow:- Opportunities in Civil Engineering

17 July 2024

TechTalks AI Session 3

9 July 2024

TechTalks AI Session 2

8 July 2024