RISC V Chip Making flow

Session on ‘Chip making flow’ was conducted by Dr.Jyothis Indirabai for Industry Updation Cell CET. The presentation walked through the technologies involved for manufacturing a chip right from the wafer stage and discussed in detail about making wafers, applying photoresist, aligning photomasks etc…. Positive response was received from all students who attended the session.

More EVENTS

Logo Designing Competition

29 July 2024

Generative AI- Transforming Ideas into Reality

28 July 2024

Navigating your Path to a Master's Degree

20 July 2024

Shaping Tomorrow:- Opportunities in Civil Engineering

17 July 2024

TechTalks AI Session 3

9 July 2024

TechTalks AI Session 2

8 July 2024